



## 16-bit 125MSPS dual-channel Analog-to-Digital Converter (ADC)

### 1 Main features:

- ◆ Conversion bits: 16 bits
- ◆ Clock frequency: 125 MSPS
- ◆ Supply voltage: 1.8V
- ◆ Power consumption: 375 mW/CH
- ◆ Data interface: CMOS/LVDS interface
- ◆ SFDR: 88dBc@70MHz input
- ◆ SNR: 78.7dBFS@70MHz input
- ◆ Optional in-film jitter
- ◆ Programmable ADC internal reference voltage source
- ◆ 1 to 8 integer input clock divider
- ◆ Encapsulation: QFN64

### 2. Typical applications

- ◆ Wireless communication system
- ◆ Intelligent antenna system
- ◆ Software radio
- ◆ Broadband data application
- ◆ Medical ultrasound equipment
- ◆ Radar and aviation systems


### 3 Product Description

The chip is a 16-bit, 125 MSPS dual-channel ADC designed for communication applications requiring high performance, low cost, and small size. The ADC core uses a multi-level, differential pipeline architecture and integrates output error correction logic. The front-end wideband differential sampling and holding circuit allows users to flexibly select various input ranges. The reference voltage circuit is integrated in the chip.

### 5 Compared with similar foreign products

	precision	Clock frequency	Data port	Power dissipation	SNR	SFDR	Encapsulation form
AD9268 (ADI)	16Bit	125MHz	CMOS/LVDS	750mW@25 0MSPS	78.2dBFS@ 70MHz	88dBc@70 MHz	LFCSP64
ADS6445 (TI)	14Bit	125MSPS	LVDS	420mW@ 125MSPS	72.7dBFS@ 70MHz	78dBc@70 MHz	QFN64
HL9268	16Bit	125MHz	CMOS/LVDS	750mW@1 25MSPS	78.7dBFS@ 70MHz	88dBc@70 MHz	QFN64

The chip has a clock duty ratio regulator, which can compensate the fluctuation of ADC clock duty ratio and ensure the output performance of the converter. The output of the chip is CMOS signal or LVDS signal. The chip has a power saving mode to reduce power consumption. The chip implements various configurations through the three-wire SPI interface. The chip adopts QFN64 package, which is compatible with foreign products AD9268 pin and can be replaced. The internal structure block diagram of the chip is as follows:



### 4 Product Highlights

- ◆ Optional on-chip jitter option improves small-signal SFDR performance.
- ◆ Proprietary differential inputs maintain excellent SNR at 300 MHz input frequencies.
- ◆ Standard serial port configuration: output data format, clock DCS enable, power saving mode, test mode, reference voltage value, etc.